

# LV115 Schematics


## Skylake-U



Project code:  
LV115SK:4PD08B010001  
LV114SK:4PD08A010001  
PCB P/N: 15277/15309  
Revision: SA  
IO Board:

# LV115/LV114 SKL-U Block Diagram

32.768KHz 24MHz



| PCB LAYER |  |
|-----------|--|
| L1:Top    |  |
| L2:VCC    |  |
| L3:Signal |  |
| L4:Signal |  |
| L5:GND    |  |
| L6:Signal |  |

|                        |               |       |
|------------------------|---------------|-------|
| CHARGER                |               | 44    |
| BQ24780RUYR            |               |       |
| INPUTS                 | OUTPUTS       |       |
| AD+                    | DCBATOUT      |       |
| BT+                    |               |       |
| SYSTEM DC/DC           |               | 45    |
| TPS51275CRUKR          |               |       |
| INPUTS                 | OUTPUTS       |       |
| DCBATOUT               | 3D3V_AUX_S5   |       |
|                        | 5V_PWR_2      |       |
|                        | 5V_S5         |       |
|                        | 3D3V_S5       |       |
| CPU Core Power         |               | 46~50 |
| NCP81208MNTXG          |               |       |
| NCP81382MNTXG x 2      |               |       |
| NCP81382MNTXG (23e)    |               |       |
| NCP81253MNTBG          |               |       |
| INPUTS                 | OUTPUTS       |       |
| DCBATOUT               | VCC_CORE      |       |
| DCBATOUT               | +VCCGT        |       |
| DCBATOUT               | +V_VCCGTUS_VR |       |
| DCBATOUT               | (23e only)    |       |
| DCBATOUT               | +VCCSA_VR     |       |
| DDR3L SUS              |               | 51    |
| TPS51716RUKR           |               |       |
| INPUTS                 | OUTPUTS       |       |
| DCBATOUT               | 1D35V_S3      |       |
|                        | 0D65V_S0      |       |
| CPU VCCIO 0.975V       |               | 52    |
| RT8068AZQWID           |               |       |
| INPUTS                 | OUTPUTS       |       |
| 3D3V_S5                | +VCCIO_VR     |       |
| CPU VCCPRIM_CORE 0.95V |               |       |
| TPS22961DNYT           |               | 52    |
| INPUTS                 | OUTPUTS       |       |
| 3D3V_S5                | VCCPRIM_CORE  |       |
| CPU DCDC-V1D00A        |               | 53    |
| AOZ1268QI              |               |       |
| INPUTS                 | OUTPUTS       |       |
| DCBATOUT               | 1D0V_S5       |       |
| LDO-V1D5V              |               | 54    |
| TLV70215DBVR           |               |       |
| INPUTS                 | OUTPUTS       |       |
| 3D3V_S5                | 1D5V_S0       |       |
| LDO-V1D8V              |               | 54    |
| RT9025-25ZSP           |               |       |
| INPUTS                 | OUTPUTS       |       |
| 3D3V_S5                | 1D8V_S5       |       |
| 5V/3V S0               |               | 40    |
| G5016KD1U              |               |       |
| INPUTS                 | OUTPUTS       |       |
| 5V_S5                  | 5V_S0         |       |
| 3D3V_S5                | 3D3V_S0       |       |
| VCCSTG                 |               |       |
| M5938ARD1U             |               |       |
| INPUTS                 | OUTPUTS       |       |
| 1D0V_S5                | +V1.00DX      | 40    |
| VCCST                  |               |       |
| M5938ARD1U             |               |       |
| INPUTS                 | OUTPUTS       |       |
| 1D0V_S5                | +V1.00U_CPU   | 40    |
| EOPIO/EDRAM (23e)      |               | 52    |
| TPS22961DNYT           |               |       |
| INPUTS                 | OUTPUTS       |       |
| 1D0V_S5                | +V_EDRAM_VR   |       |
| 1D0V_S5                | +V_BOPIO_VR   |       |
| 3D3V VGA               |               | 86    |
| G5016KD1U              |               |       |
| INPUTS                 | OUTPUTS       |       |
| 3D3V_S0                | +V_EDRAM_VR   |       |
| 3D3V_S0                | +V_BOPIO_VR   |       |

|            |             |    |
|------------|-------------|----|
| VCCSTG     |             |    |
| M5938ARD1U |             |    |
| INPUTS     | OUTPUTS     |    |
| 1D0V_S5    | +V1.00DX    | 40 |
| VCCST      |             |    |
| M5938ARD1U |             |    |
| INPUTS     | OUTPUTS     |    |
| 1D0V_S5    | +V1.00U_CPU | 40 |

|                   |             |  |
|-------------------|-------------|--|
| EOPIO/EDRAM (23e) |             |  |
| TPS22961DNYT      |             |  |
| INPUTS            | OUTPUTS     |  |
| 1D0V_S5           | +V_EDRAM_VR |  |
| 1D0V_S5           | +V_BOPIO_VR |  |
| 3D3V VGA          |             |  |
| G5016KD1U         |             |  |
| INPUTS            | OUTPUTS     |  |
| 3D3V_S0           | +V_EDRAM_VR |  |
| 3D3V_S0           | +V_BOPIO_VR |  |

| PCB                 | Halogen PN | No Halogen PN |
|---------------------|------------|---------------|
| LV115SK MB          | 15277      | 15309         |
| LV115SK BTN BD      | 15902      | 15939         |
| LV115SK AUDIO IO BD | 15903      | 15940         |
| LV115SK ODD BD      | 15904      | 15941         |



Main Func = CPU

(Blanking)








```
DDR4 ball type: Interleaved Type
```

Reserve Testpoint only



SKL U

Reset

Strobe, Data

RCOMP

BO1 BO2 M

VIA #1

BO1 BO2 M

BI1 BI2

BI1 BI2

VIA #3

VIA #2

DRAM Device

R1 R2

C1

R

R1=470 ohm , R2=0 ohm

C1=0.1uF

|                  |                        |  |                |
|------------------|------------------------|--|----------------|
| Title            |                        |  |                |
| <b>CPU (DDR)</b> |                        |  |                |
| Size<br>A2       | Document Number        |  | Rev            |
|                  | <b>LV115 SKL-U</b>     |  | <b>-1</b>      |
| Date:            | Monday, April 25, 2016 |  | Sheet 5 of 102 |












Table 55-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)



| Domain               | Backside cap               | Primary side cap            | Placement guideline                             |
|----------------------|----------------------------|-----------------------------|---|
| VCC <sub>IO</sub>    | 2x 10uF 0402 (Placeholder) |                             | Place on secondary side, underneath the package |
| VDDQ                 | 4x 1uF 0201 (Placeholder)  | 4x 1uF 0402                 | Place as close to the package as possible       |
| VDDQ                 | 2x 10uF 0402 (Placeholder) | 3 x 22uF 0603 (Placeholder) | Place on secondary side, underneath the package |
| VDDQ                 | 4x 1uF 0201 (Placeholder)  | 4x 1uF 0201                 | Place as close to the package as possible       |
| VDDQ                 | 1x 1uF 0201 (Placeholder)  | 1x 1uF 0402                 | Place as close to the package as possible       |
| VCC <sub>PL</sub>    |                            | 1x 1uF 0402                 | Place as close to the package as possible       |
| VCC <sub>PL_OC</sub> |                            | 1x 1uF 0201                 | Place as close to the package as possible       |
| VCC <sub>TR</sub>    |                            | 1x 1uF 0402                 | Place as close to the package as possible       |
| VCC <sub>TR</sub>    |                            | 1x 1uF 0402                 | Place on secondary side, underneath the package |
| VCC <sub>TR</sub>    |                            | 1x 10uF 0402                | Place on secondary side, underneath the package |
| VCC <sub>TR</sub>    |                            | 6x 1uF 0201                 | Place on secondary side, underneath the package |

## SVID DATA

Layout Note:  
The total length of Data and Clock (from CPU to each VR) must be equal ( $\pm 0.1$  inch).  
Route the Alert signal between the Clock and the Data signals.




## SVID CLOCK



SVID\_543016: Table 10-10.SVID Bus Routing Guidelines


| Signal     | W1 [inches] | W2 [inches] | W3/4/5 [inches] | W2-W3-W4-W5 [inches] | W51 [inches] | W52 [inches] | R <sub>DS(on)</sub> | R <sub>DS(on)</sub> | R <sub>DS(on)</sub> | R <sub>DS(on)</sub> | V <sub>CC</sub> (V) |
|------------|-------------|-------------|-----------------|----------------------|--------------|--------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| VIDSOUT    | 0.5-3       | 1-15        | 0.5-4           | 3-17                 | <0.1         | <0.1         | 100                 | 100                 | 0                   | 10                  | 1.0                 |
| VIDSCK     |             |             |                 |                      |              |              | Empty               | 45                  | 0                   | 50                  |                     |
| VIDALERT # |             |             |                 |                      |              |              | 56                  | Empty               | Y                   | 220                 | 0                   |

Figure 10-7. Routing Illustration for SVID Topology





Main Func = CPU



(#543016) eDP\_RCOMP Guideline


| Signal    | Trace Width | Isolation Spacing | Resistor Value | Length         |
|-----------|-------------|-------------------|----------------|----------------|
| eDP_RCOMP | 20 mils     | 25 mils           | 24.9 Ω ±1%     | Max = 100 mils |

(#543016) DDI Disabling and Termination Guidelines

| Port   | Strap         | Enable Port                         | Disable Port |
|--------|---------------|-------------------------------------|--------------|
| Port 1 | DDPB_CTRLDATA | PU to 3.3 V with 2.2-k ±5% resistor | NC           |
| Port 2 | DDPC_CTRLDATA | PU to 3.3 V with 2.2-k ±5% resistor | NC           |

Design Guideline:  
Skylake processor signal eDP\_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.

Vinafix.com





Main Func = CPU


(Blanking)




CORE

U-1line 23e 28W  
IcoreMax current-10ma max = 34 A

Vinafix.com



VCCSA



SLICED GT

U-1line 23e 28W  
IcoreMax current-10ma max(A) = 67 A




Table 53-3. SKL U Bulk Decoupling Requirements

| Bulk Decoupling Locations        | Requirements          | Notes                                     |
|----------------------------------|-----------------------|---|
| VCC Power Plane at VR output     | 1x 220uF (04-5mo ESR) | Placed at primary side near to VR output  |
| VCCGT Power Plane at VR output   | 1x 220uF (04-5mo ESR) | Placed at backside side near to VR output |
| VCCGT Power Plane at VR output   | 2x 220uF (04-5mo ESR) | Placed at primary side near to VR output  |
| VCCGT's Power Plane at VR output | 1x 220uF (04-5mo ESR) | Placed at backside side near to VR output |
| VCCGT's Power Plane at VR output | 1x 220uF (04-5mo ESR) | Placed at primary side near to VR output  |
| VCCIO Power Plane at VR output   | 2x 47uF 0805          | Only needed when supporting 23e           |
| VCCSA Power Plane at VR output   | 2x 47uF 0805          | Only needed when supporting 23e           |

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

| Domain | Backside cap        | Primary side cap | Placement guideline                              |
|--------|---------------------|------------------|--|
| VCC    | 9x 22uF 0603        |                  | Place on secondary side, underneath the package  |
|        | 7x 10uF 0402        |                  |  |
|        | 15x 1uF 0201        |                  |  |
|        | 8x 47uF 0805 (6.3V) |                  | Place as close to the package as possible        |
|        | 8x 10uF 0402        |                  |  |
| VCCGT  | 10x 10uF 0402       |                  | Place on secondary side, underneath the package  |
|        | 12x 1uF 0201        |                  |  |
|        | 3x 47uF 0805 (6.3V) |                  | Place as close to the package as possible        |
|        | 7x 22uF 0603        |                  |  |
|        | 3x 47uF 0805        |                  | Place as close to the package as possible        |
|        | 5x 22uF 0603        |                  | Additional components needed when supporting 23e |
| VCCGTx | 8x 10uF 0402        |                  | Place on secondary side, underneath the package  |
|        |                     |                  | Only needed when supporting 23e                  |
| VCCSA  | 7x 10uF 0402        |                  | Place on secondary side, underneath the package  |
|        | 7x 1uF 0201         |                  |  |
| VCCIO  | 2x 10uF 0402        |                  | Place as close to the package as possible        |
|        | 4x 1uF 0201         |                  | Place on secondary side, underneath the package  |
| VDDQ   | 2x 10uF 0402        |                  | Place as close to the package as possible        |
|        | 4x 1uF 0201         |                  | Place on secondary side, underneath the package  |
| VDDQC  | 1x 1uF 0201         |                  | Place as close to the package as possible        |
| VCCPLL |                     |                  | Place as close to the package as possible        |
| VCCST  |                     |                  | Place as close to the package as possible        |

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)



| Domain   | Backside cap | Primary side cap | Placement guideline                             |
|----------|--------------|------------------|---|
| VCCSTG   | 1x 1uF 0402  |                  | Place on secondary side, underneath the package |
| VCCIOPIO | 2x 10uF 0402 |                  | Placeholder only                                |
| VCCOPE   | 1x 10uF 0402 |                  | Place on secondary side, underneath the package |
|          | 6x 1uF 0201  |                  | Place on secondary side, underneath the package |



## Main Func = CPU




## PCH DERIVED RAILS




## UNSLICED GT

## VCCIO



## GTUS




+V\_VCCGTUS\_VR can merge to +VCCGT



20141114 Alden

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

| Domain   | Backside cap                  | Primary side cap     | Placement guideline  |
|----------|-------------------------------|----------------------|--|
| VCCSTG   | 1x 1uF 0402                   |                      | Place on secondary side, underneath the package<br>Placeholder only                |
| VCCOEPIO | 2x 10uF 0402                  |                      | Place on secondary side, underneath the package                                    |
| VCCOPC   | 1x 10uF 0402<br>6x 1uF 0201   |                      | Place on secondary side, underneath the package                                    |
|          |                               | (6.3V)*              |  |
| VCCGT    | 10x 10uF 0402<br>12x 1uF 0201 | 8x 10uF 0402         | Place on secondary side, underneath the package                                    |
|          |                               | 3x 47uF 0905 (6.3V)* | Place as close to the package as possible  |
|          |                               | 7x 22uF 0603         |  |
|          |                               | 3x 47uF 0805         | Place as close to the package as possible  |
|          |                               | 5x 22uF 0603         | Additional components needed when supporting 23e                                   |
| VCCGTx   | 8x 10uF 0402                  |                      | Place on secondary side, underneath the package<br>Only needed when supporting 23e |
|          |                               | 8x 22uF 0603         |  |
| VCCSA    | 7x 10uF 0402<br>7x 1uF 0201   |                      | Place on secondary side, underneath the package                                    |
|          |                               | 6x 10uF 0402         | Place as close to the package as possible  |
| VCCIO    | 2x 10uF 0402<br>4x 1uF 0201   |                      | Place on secondary side, underneath the package                                    |
|          |                               | 4x 1uF 0402          | Place as close to the package as possible  |
| VDDQ     | 2x 10uF 0402<br>4x 1uF 0201   |                      | Place on secondary side, underneath the package                                    |
|          |                               | 4x 10uF 0402         | Place as close to the package as possible  |
| VDDQC    | 1x 1uF 0201                   |                      | Place on secondary side, underneath the package                                    |
| VCCPLL   | 1x 1uF 0402                   |                      | Place as close to the package as possible  |
| VCCST    | 1x 1uF 0402                   |                      | Place as close to the package as possible  |



Vinafix.com

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.

File CPU (Power CAP2)  
Size A2 Document Number LV115 SKL-U Rev -1  
Date: Monday, April 25, 2016 Sheet 11 of 102






Figure 5-15. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology Memory Down CLK/CTRL/CKE/CMD Signals Double-T Topology




Figure 5-16. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology Memory Down ALERT Signal Double-T Topology










Figure 5-20. SKL U DDR4 x16 Devices Memory Down VREF-CA Overview



DDR4 On Board RAM Power Decouple Cap





LV115 use 1ch memory down , only need half of Caps

## 4.23.5 SKL-U DDR4 Memory Down Decoupling




This recommendation assumes a 2Ch memory down implementation.

Table 4-55. DDR4 Memory Down Power Plane Decoupling (Sheet 1 of 2)

| Memory Configuration                         | Power Domain       | Decoupling Location                        | Qty x uF (size)               | Note |
|--|--------------------|--|-------------------------------|------|
| DDR4 Memory Down x16 - 4 Devices per Channel | VDDQ/VDD (shorted) | 4 ss near each x16 DRAM device as possible | 32x 1uF (0402) (All stuffed)  |      |
|  | VPP                | Distributed around the DRAM devices        | 10x 10uF (0603) (All stuffed) |      |
|  | VTT                | 2 ss near each x16 DRAM device as possible | 16x 1uF (0402)                |      |
|  | VTT                | Distributed around the DRAM devices        | 5x 10uF (0603)                |      |









( Blanking )

<Core Design>

|   |  |                   |
|---|--|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |  |                   |
| Title <div>(Reserved)SODIMM3_SODIMM4</div>  |  |                   |
| Size <div>A4</div>  | Document Number <div>LV115 SKL-U</div> | Rev <div>-1</div> |
| Date: Monday, April 25, 2016  |  | Sheet 14 of 102   |



Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements


| GPIO           | Usage   |
|----------------|---|
| DGPU_PWR_EN#   | BIOS drives to turn on/off the discrete graphics power.   |
| DGPU_PWROK     | dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.   |
| DGPU_HOLD_RST# | Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.                                   |
| DGPU_PRSENT#   | Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present. |

[#545659 Rev0.7]


GPIO Group Summary

| GPIO Group                   | Power Pins  | Voltage      |
|------------------------------|-------------|--------------|
| Primary Well Group A (GPP_A) | VCCPGPPA    | 1.8V or 3.3V |
| Primary Well Group B (GPP_B) | VCCPGPPB    | 1.8V or 3.3V |
| Primary Well Group C (GPP_C) | VCCPGPPC    | 1.8V or 3.3V |
| Primary Well Group D (GPP_D) | VCCPGPPD    | 1.8V or 3.3V |
| Primary Well Group E (GPP_E) | VCCPGPPE    | 1.8V or 3.3V |
| Primary Well Group F (GPP_F) | VCCPGPPF    | 1.8V         |
| Primary Well Group G (GPP_G) | VCCPGPPG    | 1.8V or 3.3V |
| Deep Sleep Well Group (GPD)  | VCCPDSW_3p3 | 3.3V         |





| Platform      |             | Project    |                |
|---------------|-------------|------------|----------------|
| SEC-U         |             | Tulip      |                |
| LANe0         | USB3 Port0  | SSD1       | USB3 (V) Port0 |
| LANe2         | USB3 Port1  | SSD1       | NC             |
| LANe3         | USB3 Port3  | SSD2       | NC             |
| LANe4         | USB3 Port4  | SSD2       | NC             |
| LANe5         | PCIe Port0  | PCIe Port0 | NC             |
| LANe6         | USB3 Port6  | PCIe Port2 | gGPU           |
| LANe7         | PCIe Port5  | GdE        |                |
| LANe8         | PCIe Port6  | GdE        |                |
| LANe9         | PCIe Port5  | GdE        | WiLAN          |
| LANe10        | PCIe Ports  |            |                |
| LANe11        | PCIe Port7  | SATA0      | SSD            |
| LANe12        | PCIe Port7  | SATA1      | GD             |
| LANe13        | PCIe Port6  | GdE        | NC             |
| LANe14        | PCIe Port10 | GdE        | NC             |
| LANe15        | PCIe Port11 | SATA1      | NC             |
| LANe16        | PCIe Port12 | SATA2      | NC             |
| USB3 (V) Port |             |            |                |
| USB2 Port1    |             |            | USB2 Port2     |
| USB2 Port2    |             |            | USB2 Port3     |
| USB2 Port3    |             |            | NC             |
| USB2 Ports    |             |            | Camera         |
| USB2 Port5    |             |            | WiLAN          |
| USB2 Port6    |             |            | Trip Point     |
| USB2 Port7    |             |            | Card Reader    |
| USB2 Port8    |             |            | NC             |
| USB2 Port9    |             |            | NC             |
| USB2 Port10   |             |            | NC             |



| PCIe Table |        |                            | USB 2.0 Table |                           |
|------------|--------|----------------------------|---------------|---------------------------|
| Port       | Device | Share BUS                  | Pair          | Device                    |
| 1          | GPU L0 | SATA0 (HDD)<br>SATA1 (ODD) | 0             | USB3.0 port1 (Debug Port) |
| 2          | GPU L1 |                            | 1             | USB2.0 Port2              |
| 3          | GPU L2 |                            | 2             | USB2.0 Port3 (I2SB)       |
| 4          | GPU L3 |                            | 3             |                           |
| 5          | WLAN   |                            | 4             | CAMERA                    |
| 6          | N/A    |                            | 5             |                           |
| 7          | N/A    |                            | 6             |                           |
| 8          | N/A    |                            | 7             | Bluetooth                 |
| 9          | N/A    |                            | 8             | USB2.0 Card Reader        |
| 10         | N/A    |                            | 9             |                           |
| 11         | N/A    |                            |               |                           |
| 12         | LAN    |                            |               |                           |

## 20151024 Modify PCIE/USB2.0 Mapping Table

Table 24-2. PCI Express\* Port Feature Details

| SKL | Max Device (Ports) | Max Lanes | PCIe* Gen Type | Encoding  | Transfer Rate (MT/s) | Theoretical Max Bandwidth (GB/s) |      |      |
|-----|--------------------|-----------|----------------|-----------|----------------------|----------------------------------|------|------|
|     |                    |           |                |           |                      | x1                               | x2   | x4   |
| U   | 6                  | 12        | 1              | 8b/10b    | 2500                 | 0.25                             | 0.50 | 1.00 |
|     |                    |           | 2              | 8b/10b    | 5000                 | 0.50                             | 1.00 | 2.00 |
|     |                    |           | 3              | 128b/130b | 8000                 | 1.00                             | 2.00 | 3.94 |
| Y   | 5                  | 10        | 1              | 8b/10b    | 2500                 | 0.25                             | 0.50 | 1.00 |
|     |                    |           | 2              | 8b/10b    | 5000                 | 0.50                             | 1.00 | 2.00 |

**Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)**






Table 24-3. PCI Express\* Link Configurations Supported




| SKL | PCIe Link Config | PCI Express* Lanes |       |       |       |       |       |       |       |       |        |        |        |
|-----|------------------|--------------------|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|--------|
|     |                  | 1                  | 2     | 3     | 4     | 5     | 6     | 7     | 8     | 9     | 10     | 11     | 12     |
| U   | 1x4              | Port1              |       |       |       | Port5 |       |       |       | Port9 |        |        |        |
|     | 2x2              | Port1              |       | Port3 |       | Port5 |       | Port7 |       | Port9 |        | Port11 |        |
|     | 1x2 + 2x1        | Port1              |       | Port3 | Port4 | Port5 |       | Port7 | Port8 | Port9 |        | Port11 | Port12 |
|     | 4x1              | Port1              | Port2 | Port3 | Port4 | Port5 | Port6 | Port7 | Port8 | Port9 | Port10 | Port11 | Port12 |
| Y   | 1x4              | Port1              |       |       |       | Port5 |       |       |       |       |        |        |        |
|     | 2x2              | Port1              |       | Port3 |       | Port5 |       | Port7 |       |       |        |        |        |
|     | 1x2 + 2x1        | Port1              |       | Port3 | Port4 | Port5 |       | Port7 | Port8 |       |        |        |        |
|     | 4x1              | Port1              | Port2 | Port3 | Port4 | Port5 | Port6 | Port7 | Port8 |       |        |        |        |
|     | 1x2              |                    |       |       |       |       |       |       |       | Port9 |        |        |        |
|     | 2x1              |                    |       |       |       |       |       |       |       | Port9 | Port10 |        |        |



# Main Func = PCH




```
#544669 Rev0.52 CRB:
No PL resistor on THERMTRIP#.
```



[#543016 Rev0.7]  
EXT\_PWR\_GATES: Due to a bug on A0, a temporary pull-up resistor will be required to overcome the internal 20k pull-down that is active during the early portion of the power up sequence




BATLOW#:  
Pull-up required even if not implemented.





## VCCST\_PWRGD / HWM201:

VCCST\_PWRGOOD



- **VCCST\_PWRGOOD** is a signal on the processor that indicates both the **VCCST power supply** and **VDDQ power supply** are within voltage tolerance specification


```
#543016 Rev0.7
1. VCCST_PWRGD is only 1.0 V tolerant.
2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST
```






**eSPI or LPC** Sampled at rising edge of RSMRST#  
**SMBALERT# / GPP\_C5** This signal has a weak internal pull-down.  
 0 = LPC is selected for EC  
 1 = eSPI is selected for EC.  
 This signal has a weak internal pull-up.

**BOOT HALT**  
**SPB\_MOSI** 0 = ENABLED  
 1 = DISABLED  
 WEAK INTERNAL PU  
 This signal has a weak internal pull-up.



add Circuit for NFC



0=L,1=H

| RAMID | MD_ID0 | MD_ID1 | MD_ID2 | MD_ID3 | MD_ID4 | LRNOVO PN | VENDOR PN         | WISTRON PN     | VENDOR  | Density |
|-------|--------|--------|--------|--------|--------|-----------|-------------------|----------------|---------|---------|
| 0     | 0      | 0      | 0      | 0      | 0      |           |                   |                | SAMSUNG | 1GB     |
| 1     | 0      | 0      | 0      | 0      | 1      |           |                   |                | SAMSUNG | 1GB     |
| 2     | 0      | 0      | 0      | 1      | 0      |           |                   |                | HYUNDA  | 1GB     |
| 3     | 0      | 0      | 1      | 0      | 0      |           |                   |                | SAMSUNG | 2GB     |
| 4     | 0      | 1      | 0      | 0      | 0      |           |                   |                | SAMSUNG | 2GB     |
| 5     | 0      | 1      | 0      | 1      | 0      |           |                   |                | HYUNDA  | 2GB     |
| 6     | 0      | 1      | 1      | 0      | 0      | SK30K1219 | K4A8G16SDH-BC9B   | 072-48165-0000 | SAMSUNG | 4GB     |
| 7     | 0      | 1      | 1      | 1      | 0      | HY08T9902 | BT40A11H08A-08E7A | 072-40512-0000 | SAMSUNG | 4GB     |
| 8     | 1      | 0      | 0      | 0      | 0      | SK30K3999 | H5AN8G8AP9-7PC    | N/A            | HYUNDA  | 4GB     |
| 9     | 1      | 0      | 1      | 0      | 0      |           |                   |                |         |         |
| 10    | 1      | 0      | 1      | 0      | 1      |           |                   |                |         |         |
| 11    | 1      | 0      | 1      | 1      | 0      |           |                   |                |         |         |
| 12    | 1      | 1      | 0      | 0      | 0      |           |                   |                |         |         |
| 13    | 1      | 1      | 1      | 0      | 1      |           |                   |                |         |         |
| 14    | 1      | 1      | 1      | 1      | 0      |           |                   |                |         |         |
| 15    | 1      | 1      | 1      | 1      | 1      |           |                   |                |         |         |

Wistron Corporation  
 2/F, 88, Sec. 1, Hsin-Tai Wu Rd., Taichung,  
 Taiwan 40601, Taiwan, R.O.C.

Doc: Monday, April 25, 2011

Rev: 1.0

Page: 18 of 100







Main Func = PCH

Strap pin:

|                          |  |
|--------------------------|--|
| Port B / Port C Detected | Sampled at rising edge of PCH_PWROK                      |
| DDPB_CTRLDATA            | 0 = Port B is not detected.<br>★ 1 = Port B is detected. |
| DDPC_CTRLDATA            | ★  |

These two signals have weak internal pull-down.  
0 = Port C is not detected.  
1 = Port C is detected.



PCH strap pin:





|  |                                  |
|--|----------------------------------|
| Flash Descriptor Security Override/<br>Intel ME Debug Mode |                                  |
| HDA_SDOOUT   | Low = Default ★<br>High = Enable |

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:

|           |  |
|-----------|--|
| NO REBOOT |  |
| HDA_SPKR  | ★ Low = Enable (Default)<br>High = Disable |

The internal pull-down is disabled after PLTRST# deasserts





## Main Func = PCH



Boot BIOS Strap Bit BBS

The internal pull-down is disabled after PLTRST# deassert

Need double confirm. GPIO table set

if that's needed PH or PL

|           |   |
|-----------|---|
| 11. 2. 1. | 2 |
|-----------|---|

The signal has a weak internal pull-down.

20151013 Change VIDEO\_THERM\_ALERT# PIN to GPP\_B20



6 OF 20



## 20151013 ADD R2041 to Connect DGPU\_PWR\_EN and PE\_GPIO1




(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up

(PDG#543016) If the UART/GPIO functionality is also not used,










Main Func = PCH



071.SKYLA.000U


CPU BOM CTRL

<Core Design>


|  |                        |                 |
|--|------------------------|-----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                        |                 |
| Title  |                        |                 |
| CPU (RSVD)   |                        |                 |
| Size   | Document Number        | Rev             |
| A4   | LV115 SKL-U            | -1              |
| Date:  | Monday, April 25, 2016 | Sheet 22 of 102 |




Main Func = PCH



071.SKYLEA.000U  
CPU BOM CTRL






071.SKYLEA.000U  
CPU BOM CTRL



071.SKYLEA.000U  
CPU BOM CTRL




SSID = KBC




### Model ID BOM Ctrl

| PCB VERSION ADP(P/N) | PULL-LOW RESISTOR | PULL-HIGH RESISTOR  | VOLTAGE |
|----------------------|-------------------|---------------------|---------|
| LV114 Interskyde     | 100.0K            | 100.0K 64.10025.00E | 1.0V    |
| LV114 Interskyde     | 100.0K            | 20.0K 64.30025.10E  | 2.75V   |
| NA                   | 100.0K            | 33.0K 64.30025.10E  | 2.40V   |
| NA                   | 100.0K            | 47.0K 64.40025.00E  | 2.34V   |
| NA                   | 100.0K            | 64.9K 64.40025.00E  | 2.8V    |
| NA                   | 100.0K            | 76.8K 64.70025.00E  | 1.87V   |
| NA                   | 100.0K            | 215.0K 64.21535.00E | 1.040V  |







### PCB VERSION

| PCB VERSION ADP(P/N) | PULL-LOW RESISTOR | PULL-HIGH RESISTOR | VOLTAGE |
|----------------------|-------------------|--------------------|---------|
| SA                   | 100.0K            | 10.0K              | 3.0V    |
| SB                   | 100.0K            | 20.0K              | 2.75V   |
| SC                   | 100.0K            | 33.0K              | 2.40V   |
| SD                   | 100.0K            | 47.0K              | 2.34V   |
| TE                   | 100.0K            | 64.9K              | 2.8V    |
| AE                   | 100.0K            | 76.8K              | 1.87V   |
| Reserved             | 100.0K            | 100.0K             | 1.25V   |



### ADP internal Resis 287ohm

| AC Adapter | ADT TYPE             | System Power Limit |
|------------|----------------------|--------------------|
| 130W       | 1.450V < 1D < 2.100V | 90W                |
| 90W        | 1.170V < 1D < 1.510V | 90W                |
| 65W        | 0.690V < 1D < 1.150V | 65W                |
| 45W        | 0.234V < 1D < 0.660V | 45W                |



### Table 11. PSL Operation States


| Inputs        |               |                          | Output         |
|---------------|---------------|--------------------------|----------------|
| PSL_IN1_GP170 | PSL_IN2_GP106 | Bit 1 of P7DOUT Register | PSL_OUT_GPIO17 |
| Low           | X             | X                        | Low            |
| High          | High-to-Low   | X                        | Low            |
| High          | X             | 0-to-1                   | High           |




```
SSID = Flash.ROM
```

|       |             |     |                |
|-------|-------------|-----|----------------|
| U2502 |             |     |                |
| 1ST   | GIGA DEVICE | 8MB | 072.25B64.0C01 |
| 2ND   | WINBOND     | 8MB | 72.25Q64.Q01   |
| 3RD   |             |     |                |

**SPI ROM Equal length need to less than 500mil**




Test point



SSID = RBATT


```
SSID = RBATT
```



Test point



High Detect  
Need to Check whether to PD in PCH Side



&amp;ltCore Design&gt;


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                           |                        |           |        |
|---------------------------|------------------------|-----------|--------|
| Title                     |                        |           |        |
| <b>Flash(KBC+PCH)/RTC</b> |                        |           |        |
| Size<br>A2                | Document Number        | Rev       |        |
|                           | <b>LV115 SKL-U</b>     | <b>-1</b> |        |
| Date:                     | Monday, April 25, 2016 | Sheet 25  | of 102 |



| ALERT# /T CRIT# Pull-up Resistor   |       |         |          |        |          |
|------------------------------------|-------|---------|----------|--------|----------|
| R5                                 | R7    |         |          |        |          |
|                                    | 2Kohm | 7.5Kohm | 10.5Kohm | 14Kohm | 18.7Kohm |
| 2Kohm                              | 77℃   | 87℃     | 97℃      | 107℃   | 117℃     |
| 7.5Kohm                            | 79℃   | 89℃     | 99℃      | 109℃   | 119℃     |
| 10.5Kohm                           | 81℃   | 91℃     | 101℃     | 111℃   | 121℃     |
| 14Kohm                             | 83℃   | 93℃     | 103℃     | 113℃   | 123℃     |
| 18.7Kohm                           | 85℃   | 95℃     | 105℃     | 115℃   | 125℃     |
| T_CRIT temperature strapping point |       |         |          |        |          |

2.System Sensor, Put on palm rest




T8=85 degree

Thermal config

| Function LOCATION | Thermal VD | NCT7718W |
|-------------------|------------|----------|
| U2601             | DY         | ASM      |
| Q2601             | DY         | ASM      |
| Q2602             | DY         | ASM      |
| RN2601            | DY         | ASM      |
| R2601             | DY         | ASM      |
| R2605             | DY         | ASM      |
| C2601             | DY         | ASM      |
| C2602             | DY         | ASM      |
| C2603             | DY         | ASM      |
| R2610             | ASM        | DY       |
| R2619             | ASM        | DY       |
| R2615             | ASM        | DY       |
| R2616             | ASM        | DY       |
| R2612             | ASM        | DY       |
| R2620             | ASM        | DY       |
| R2624             | ASM        | DY       |
| R2625             | ASM        | DY       |
| C2615             | ASM        | DY       |
| C2617             | ASM        | DY       |
| C2616             | ASM        | DY       |
| C2618             | ASM        | DY       |
| D2603             | ASM        | DY       |
| R1717             | ASM        | DY       |

\*Layout\* 15 mil
















# INTERNAL STEREO SPEAKERS



Place these EMI components close to speaker connector.



Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.



20.F1621.004  
2nd = 20.F1937.004  
3rd = 020.F0243.0004


08/12 SPK1 20.F2348.007 Change to 20.F1621.004

06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號



Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.





Main Func = Audio

( Blanking )

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number


**LV115 SKL-U**

Rev  
**-1**



Date: Monday, April 25, 2016

Sheet 30 of 102





For RTL8111G(S) Series/ RTL8111GUS Series/ RTL8111H(S) Series/  
RTL8106EUS Series/ RTL8107E(S) Series/ RTL8118AS Series  
C3132,C3133 close to Pin22




| Crystal 27MHz |         |              |              |
|---------------|---------|--------------|--------------|
| MAIN          | HASONIC | 82.30020.G71 | 78.15034.L1L |
| 2ND           | HARMONY | 82.30020.D41 | 78.18034.1FL |
|               |         |              |              |


|                 |  |
|-----------------|--|
| LAN/Transformer |  |
|                 |  |
|                 |  |
|                 |  |
|                 |  |





# 10/100M/1000M Lan Transformer



## Change LAN CONN 20151007 LAN Connector




68.68161.30A



## RJ45 Pin define

| Pin | Description                     | 10base-T | 100Base-T | 1000Base-T |
|-----|---------------------------------|----------|-----------|------------|
| 1   | Transmit Data+ or BiDirectional | TX+      | TX+       | BI_DA+     |
| 2   | Transmit Data- or BiDirectional | TX-      | TX-       | BI_DA-     |
| 3   | Receive Data+ or BiDirectional  | RX+      | RX+       | BI_DB+     |
| 4   | Not connected or BiDirectional  | n/c      | n/c       | BI_DC+     |
| 5   | Not connected or BiDirectional  | n/c      | n/c       | BI_DC-     |
| 6   | Receive Data- or BiDirectional  | RX-      | RX-       | BI_DB-     |
| 7   | Not connected or BiDirectional  | n/c      | n/c       | BI_DD+     |
| 8   | Not connected or BiDirectional  | n/c      | n/c       | BI_DD-     |



The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female



## 10/100/1000 LAN surge circuit For test stuff



8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan



10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)

10/23 ED3203, ED3204 ESD STUFF OPTION改 DY,不上件



|    |             |   |       |   |            |           |
|----|-------------|---|-------|---|------------|-----------|
| 16 | USB_CPU_PP8 | 1 | R3327 | 2 | 0R0402-PAD | USB_SD_DP |
| 16 | USB_CPU_PN8 | 1 | R3328 | 2 | 0R0402-PAD | USB_SD_DM |




|                       |  |
|-----------------------|--|
| Without card          |  |
| Inserted card(lock)   |  |
| Inserted card(unlock) |  |

| PIN NO. | SD NAME |
|---------|---------|
| P1      | CD/DAT3 |
| P2      | CMD     |
| P3      | VSS     |
| P4      | VDD     |
| P5      | CLK     |
| P6      | VSS     |
| P7      | DAT0    |
| P8      | DAT1    |
| P9      | DAT2    |









<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3


Document Number  
**LV115 SKL-U**

Rev  
**-1**

Date: Monday, April 25, 2016Sheet 35 of 102




## USB3.0 Port1



## USB2.0 Port2

20151012 ADD Circuit to support USB3.0



Vinafix.com

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taipei Hsien 221, Taiwan, R.O.C.

| File   |                 |     |
|--|-----------------|-----|
| USB30  |                 |     |
| Size   | Document Number | Rev |
| A2   | LV115 SKL-U     | -1  |
| Date: Monday, April 25, 2016 Sheet 36 of 102 |                 |     |



|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**LV115 SKL-U**

Rev  
**-1**

Date: Monday, April 25, 2016

Sheet 37 of 102



Main Func = USB3.0 Port1

(Blanking)

<Core Design>

|  |  |                   |
|--|--|-------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |  |                   |
| Title <div>Reserved</div>  |  |                   |
| Size <div>A4</div>   | Document Number <div>LV115 SKL-U</div> | Rev <div>-1</div> |
| Date: Monday, April 25, 2016   |  | Sheet 38 of 102   |



Main Func = USB3.0 Port1


(Blanking)

<Core Design>


|  |  |                   |
|--|--|-------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |  |                   |
| Title <div>Reserved</div>  |  |                   |
| Size <div>A4</div>   | Document Number <div>LV115 SKL-U</div> | Rev <div>-1</div> |
| Date: Monday, April 25, 2016   |  | Sheet 39 of 102   |



## ROSA Run Power



## Power Good



## VCCSTG


20151007 Delete Reserved Circuit  
Power Source Keep VCCIO (R710)

+VCCSTG (ICOMAX=0.16A)

VCCSTG should only ramp up equal to or after VCCST.


## GT3 Low Power Circuit (ZVM)

20151209 Reserved Circuit




## V1.8A


Need to Check



## V1.8S




## Discharge circuit



## MANAGEMENT RAIL POWER GENERATION

VCCST, VCCSTG, and VCCPL can remain powered during S4 and S5 power states for board VR optimization.





Main Func = Power Plane & Sequence

<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected\_Standby(1/2)+DS3

Size  
A4

Document Number

LV115 SKL-U

Rev  
-1

Date: Monday, April 25, 2016

Sheet 41 of 102




Main Func = DIMM1

Main Func = DIMM2

VREF CIRCUITRY



## 1ST BATTERY CONNECTOR




## Connector Pin Alignment (Vendor: Suyin, Aces)

| Pin# | Symbol    | Comments                      |
|------|-----------|-------------------------------|
| 1    | BATT+     | Battery Positive Power        |
| 2    | BATT+     | Battery Positive Power        |
| 3    | Clock     | SMBus clock interface I/O pin |
| 4    | Data      | SMBus data interface I/O pin  |
| 5    | Detection | Connect to 10kohm resistor    |
| 6    | RTC       | Support RTC power or reserved |
| 7    | GND -     | Common Ground Power           |
| 8    | GND -     | Common Ground Power           |


It is required to follow Lenovo common connector requirement for both battery side and system side.  
Common connector drawing:

## Adaptor in to generate DCBATOUT

08/01 EC4308 Change part number 78.10622.L5L to 78.10622.S1L(1206 to 0805)



## Test point



| MR_Side | Cable   |
|---------|---------|
| Pin 1   | AD_ID_F |
| Pin 2   | AD_ID_F |
| Pin 3   | AD_ID_F |
| Pin 4   | AD_ID_F |
| Pin 5   | AD_ID_F |

## 焊接示意图:







20151230 Power Team update Table

| AD+ total power | R1                   | R2   |
|-----------------|----------------------|------|
| 45w             | 51K<br>64.51025.6DL  | 100K |
| 65w             | 120K<br>64.12035.6DL | 100K |
|                 |                      | 100K |
|                 |                      | 100K |






08/20 add 5V\_EN




08/06 Change to Close GAP

12/11 Change Part number ZZ.CLOSE.001(上線済)



08/06 Change to Close GAP

02/11 Change Part number ZZ.CLOSE.001(上線済)



Design Current=3.1A  
OCP <6.2A

Design Current=6.4A  
OCP <12.8A


20151012 Modify TC4501 PN

20151012 Modify TC4503 PN

Close to VFB Pin (pin5)


Close to VFB Pin (pin2)







```
Main Func = CPU_CORE
```




## <Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|                       |                        |             |           |
|-----------------------|------------------------|-------------|-----------|
| Title                 |                        |             |           |
| <b>CPU VCORE(2/3)</b> |                        |             |           |
| Size<br>A3            | Document Number        |             | Rev       |
|                       | <b>LV115 SKL-U</b>     |             | <b>-1</b> |
| Date:                 | Monday, April 25, 2016 | Sheet 47 of | 102       |



Main Func = CPU\_CORE



Confirm with EE:  
22uF/0805 total 35pcs (DY 5 pcs)



Vinafix.com














Main Func = VDDQ




SY288 For DDR4  
Vout = 2.5V






**VCCIO**

## EOPIO and EDRAM





## AOZ1268 for 1D0V





**TDC : 10A**

MAG. 7\*7\*3  
DCR: 8.9m +/-7% Ohm  
Idc : 11 A , Isat : 22A

$$\begin{aligned} V_0 &= 0.8 \times (1 + R_1/R_2) \\ &= 0.8 \times (1 + 8.06/31.6) \\ &= 1.004 \end{aligned}$$




|                |                        |   |           |
|----------------|------------------------|---|-----------|
| ◀Core Design▶  |                        |   |           |
| 緯創資通           |                        | Wistron Corporation   |           |
|                |                        | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title          |                        |   |           |
| DCDC-V1D00A    |                        |   |           |
| Size<br>Custom | Document Number        |   | Rev<br>-1 |
| LV115 SKL-U    |                        |   |           |
| Date:          | Monday, April 25, 2016 | Sheet   | 63 of 102 |












SSID = VIDEO




**eDP Device**

| Item | Device    |
|------|-----------|
| 1    | eDP Panel |
| 2    | Camera    |
| 3    | DMIC      |
| 4    |           |
| 5    |           |
| 6    |           |

eDP connector










Test point









# EMI Request



## LAYOUT NOTE:

All cap need close to chip  
especially C616 close pin5  
C618 and C619 close pin19  
C620 and C621 close pin9  
C617 close pin20  
C614 close pin25  
C613 lose pin24







SSID = VIDEO

## HDMI Passive Level Shifter

Close to HDMI Connector



## HDMI DDC Passive Level Shifter



HDMI\_DATA0\_R\_C 1 R5705 2 HDMI\_DATA0\_R\_C  
OR0402-PAD

HDMI\_DATA1\_C 1 R5718 2 HDMI\_DATA1\_R\_C  
OR0402-PAD

HDMI\_DATA0\_C# 1 R5715 2 HDMI\_DATA0\_R\_C#  
OR0402-PAD




HDMI\_DATA1\_C# 1 R5719 2 HDMI\_DATA1\_R\_C#  
OR0402-PAD

HDMI\_CLK\_C 1 R5710 2 HDMI\_CLK\_R\_C  
OR0402-PAD


HDMI\_DATA2\_C 1 R5711 2 HDMI\_DATA2\_R\_C  
OR0402-PAD

HDMI\_CLK\_C# 1 R5717 2 HDMI\_CLK\_R\_C#  
OR0402-PAD


HDMI\_DATA2\_C# 1 R5716 2 HDMI\_DATA2\_R\_C#  
OR0402-PAD



## HDMI CONNECTOR




ESD STUFF OPTION  
ESD STUFF OPTION  
ESD STUFF OPTION  
ESD STUFF OPTION



07/02 Change Part Number 84.07002.I31(禁用) to 84.2N702.J31

HDMI A type pin define  
(Total: 19pin)

| Pin | Pin定義                     |
|-----|---------------------------|
| 1   | TMDS Data2+               |
| 2   | TMDS Data2 Shield         |
| 3   | TMDS Data2-               |
| 4   | TMDS Data1+               |
| 5   | TMDS Data1 Shield         |
| 6   | TMDS Data1-               |
| 7   | TMDS Data0+               |
| 8   | TMDS Data0 Shield         |
| 9   | TMDS Data0-               |
| 10  | TMDS Clock+               |
| 11  | TMDS Clock Shield         |
| 12  | TMDS Clock-               |
| 13  | CEC                       |
| 14  | Reserved (N.C. on device) |
| 15  | SCL                       |
| 16  | SDA                       |
| 17  | DDC/CEC Ground            |
| 18  | +5V Power                 |
| 19  | Hot Plug Detect           |








Vinafix.com







SSID = SATA





### SATA Zero Power ODD

SUPPORT ZERO SATA ODD

2015/10/3  
Change Switch IC to 74.00548.A79

### Need check PIN Define









A

B

C

D

E

4

4

3

3

2

2

1


1

(Blanking)

<Core Design>

|   |  |                   |
|---|--|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |  |                   |
| Title <div>RESERVED</div>   |  |                   |
| Size <div>A4</div>  | Document Number <div>LV115 SKL-U</div> | Rev <div>-1</div> |
| Date: Monday, April 25, 2016  |  | Sheet 62 of 102   |






Vinafix.com

<Core Design>

|   |  |                   |
|---|--|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |  |                   |
| Title <div>RESERVED</div>   |  |                   |
| Size <div>A4</div>  | Document Number <div>LV115 SKL-U</div> | Rev <div>-1</div> |
| Date: Monday, April 25, 2016  |  | Sheet 63 of 102   |




CHARGER LED




|                 |                |                |    |
|-----------------|----------------|----------------|----|
| Forward Current | I <sub>F</sub> | S2:25<br>G6:25 | mA |
|-----------------|----------------|----------------|----|

| Chip |          | Emitted Color          | Resin Color |
|------|----------|------------------------|-------------|
| Type | Material |                        |             |
| S2   | AlGaInP  | Brilliant Orange       | Water Clear |
| G6   | AlGaInP  | Brilliant Yellow Green |             |

Test point





SATA LED





## Internal KeyBoard Connector





| Item | Device |
|------|--------|
| 1    |        |
| 2    |        |
| 3    |        |
| 4    |        |

The diagram illustrates the electrical connections for the Audio Jack section of the PCB. It features two main connectors: STAR-CON12-1-GP and ACES-CON20-29-GP-U. The STAR-CON12-1-GP connector is connected to a 3D3V\_50 voltage source and a 16K002 capacitor. The ACES-CON20-29-GP-U connector is connected to a 30K125.0012 component. The diagram also shows the connection of the HP\_OUT\_R, HP\_OUT\_L, HP\_DET#, SLEEVE, RING2, and RING1 signals to the connectors. The diagram is color-coded: blue for power and ground, red for signals, green for ground, and yellow for power. The diagram is labeled 'Audio Jack' and includes a legend for the components.

**Legend:**

- 1ST = 020.K0125.0012
- 2ND = 020.K0049.0012
- 3RD = 020.K0190.0012


[illegible]



(Blanking)



Debug Connector



<Core Design>

|  |                        |                 |
|--|------------------------|-----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                        |                 |
| Title  |                        |                 |
| Debug connector  |                        |                 |
| Size   | Document Number        | Rev             |
| A4   | LV115 SKL-U            | -1              |
| Date:  | Monday, April 25, 2016 | Sheet 68 of 102 |



(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**LV115 SKL-U**

Rev  
**-1**

Date: Monday, April 25, 2016

Sheet 69 of 102



|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**G Sensor**

Size  
A3

Document Number  
**LV115 SKL-U**

Rev  
**-1**

Date: Monday, April 25, 2016

Sheet 70 of 102



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

LV115 SKL-U

-1

Date:

Monday, April 25, 2016

Sheet

71

of

102



|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
LV115 SKL-U

Rev  
-1

Date: Monday, April 25, 2016

Sheet 72 of 102



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
LV115 SKL-U

Rev  
-1

Date: Monday, April 25, 2016

Sheet 73 of 102



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

LV115 SKL-U

-1

Date

Monday, April 25, 2016

Sheet

74

of

102




(Blanking)



# PCIE lane mapping

CPU >> GPU

|   |   |
|---|---|
| 1 | 0 |
| 2 | 1 |
| 3 | 2 |
| 4 | 3 |




AC-Coupling Capacitor:  
PCie Gen1,Gen2 : 0.1uF  
PCie Gen3 : 0.22uF

20141119\_KAMUS



18 CLKREQ\_PEG40

2ND = 84.2N702.031  
3rd = 84.2N702.W31

Mars/Sun setting



| PE_GPIO0 | PE_GPIO0 = AT1_RST# |
|----------|---------------------|
| H        | dGPU mode           |
| L        | IGPU                |
| H        | IGPU with BACO      |











Please MVREF drivers and Caps close to ASIC

DDR3/GDDR3 Memory Stuff Option(JET/TOPAZ)



|       | GDDR5 | GDDR3 | DDR3  |
|-------|-------|-------|-------|
| MVDDQ | 1.5V  | 1D35V | 1.5V  |
| Ra    | 40.2R | 40.2R | 40.2R |
| Rb    | 100R  | 100R  | 100R  |



Place all these components very close to GPU (within 25mm) and keep all components close to each other  
This basic topology should be used for DRAM\_RST for DDR3/GDDR5




Jet Setting



Modify 20151007





**P50 - P53 Setting**

| Cap Value (pF) | Size (3-4) | Pull-High | Pull-Low |
|----------------|------------|-----------|----------|
| 001            | 05         | 4750K     | 4750K    |
| 02             | 01         | 4750K     | 2000K    |
| 100            | 10         | 4750K     | 4750K    |
| NC             | 11         | 4750K     | 4750K    |

**Board Configure [5-1]**

| Bit | 5 | 4 | 3 | 2 | 1 |
|-----|---|---|---|---|---|
| P50 | 1 | 1 | 0 | 0 | 1 |
| P51 | 0 | 0 | 0 | 0 | 0 |
| P52 | 0 | 0 | 0 | 0 | 0 |
| P53 | 1 | 1 | 1 | 1 | 1 |

**AMD suggest Aperture Size = 256MB**

**PS-1D1-D-0 -> KABIN only PCIe GEN2 is supported**

**PS-1D1-D-0 -> KABIN only PCIe GEN2 is supported**

**PS-1D1-D-0 -> KABIN only PCIe GEN2 is supported**

**Board Configure [2-5]**

| Lenovo PN  | Wistron PN     | Vendor PN                                  |
|------------|----------------|--|
| SV20H30107 | 072.4563C.0A0U | Hynix H5TC4G63CFR-NOC 512MB GDDR3/GDDR3L   |
| SV20H30106 | 072.41256.0D0U | MICRON MT41J256M0LY-091G:N 512MB GDDR3     |
| SV20H30105 | 072.4G164.0B0U | SAMSUNG K4W4G1640E-BC1A 512MB GDDR3/GDDR3L |
| SV20H30107 | 072.4563C.0A0U | Hynix H5TC4G63CFR-NOC 512MB GDDR3/GDDR3L   |

**Pin-PWRXK METAL VIO CODES**

| pin | output Voltage |
|-----|----------------|
| 1   | 1.2            |
| 2   | 1.2            |
| 3   | 1.2            |
| 4   | 1.2            |
| 5   | 1.2            |
| 6   | 1.2            |
| 7   | 1.2            |
| 8   | 1.2            |
| 9   | 1.2            |
| 10  | 1.2            |
| 11  | 1.2            |
| 12  | 1.2            |
| 13  | 1.2            |
| 14  | 1.2            |
| 15  | 1.2            |
| 16  | 1.2            |
| 17  | 1.2            |
| 18  | 1.2            |
| 19  | 1.2            |
| 20  | 1.2            |
| 21  | 1.2            |
| 22  | 1.2            |
| 23  | 1.2            |
| 24  | 1.2            |
| 25  | 1.2            |
| 26  | 1.2            |
| 27  | 1.2            |
| 28  | 1.2            |
| 29  | 1.2            |
| 30  | 1.2            |
| 31  | 1.2            |
| 32  | 1.2            |
| 33  | 1.2            |
| 34  | 1.2            |
| 35  | 1.2            |
| 36  | 1.2            |
| 37  | 1.2            |
| 38  | 1.2            |
| 39  | 1.2            |
| 40  | 1.2            |
| 41  | 1.2            |
| 42  | 1.2            |
| 43  | 1.2            |
| 44  | 1.2            |
| 45  | 1.2            |
| 46  | 1.2            |
| 47  | 1.2            |
| 48  | 1.2            |
| 49  | 1.2            |
| 50  | 1.2            |
| 51  | 1.2            |
| 52  | 1.2            |
| 53  | 1.2            |
| 54  | 1.2            |
| 55  | 1.2            |
| 56  | 1.2            |
| 57  | 1.2            |
| 58  | 1.2            |
| 59  | 1.2            |
| 60  | 1.2            |
| 61  | 1.2            |
| 62  | 1.2            |
| 63  | 1.2            |
| 64  | 1.2            |
| 65  | 1.2            |
| 66  | 1.2            |
| 67  | 1.2            |
| 68  | 1.2            |
| 69  | 1.2            |
| 70  | 1.2            |
| 71  | 1.2            |
| 72  | 1.2            |
| 73  | 1.2            |
| 74  | 1.2            |
| 75  | 1.2            |
| 76  | 1.2            |
| 77  | 1.2            |
| 78  | 1.2            |
| 79  | 1.2            |
| 80  | 1.2            |
| 81  | 1.2            |
| 82  | 1.2            |
| 83  | 1.2            |
| 84  | 1.2            |
| 85  | 1.2            |
| 86  | 1.2            |
| 87  | 1.2            |
| 88  | 1.2            |
| 89  | 1.2            |
| 90  | 1.2            |
| 91  | 1.2            |
| 92  | 1.2            |
| 93  | 1.2            |
| 94  | 1.2            |
| 95  | 1.2            |
| 96  | 1.2            |
| 97  | 1.2            |
| 98  | 1.2            |
| 99  | 1.2            |
| 100 | 1.2            |

**CPU Side**

| GPIOxx  | GPIOxx  |
|---------|---------|
| GPIO0   | GPIO0   |
| GPIO1   | GPIO1   |
| GPIO2   | GPIO2   |
| GPIO3   | GPIO3   |
| GPIO4   | GPIO4   |
| GPIO5   | GPIO5   |
| GPIO6   | GPIO6   |
| GPIO7   | GPIO7   |
| GPIO8   | GPIO8   |
| GPIO9   | GPIO9   |
| GPIO10  | GPIO10  |
| GPIO11  | GPIO11  |
| GPIO12  | GPIO12  |
| GPIO13  | GPIO13  |
| GPIO14  | GPIO14  |
| GPIO15  | GPIO15  |
| GPIO16  | GPIO16  |
| GPIO17  | GPIO17  |
| GPIO18  | GPIO18  |
| GPIO19  | GPIO19  |
| GPIO20  | GPIO20  |
| GPIO21  | GPIO21  |
| GPIO22  | GPIO22  |
| GPIO23  | GPIO23  |
| GPIO24  | GPIO24  |
| GPIO25  | GPIO25  |
| GPIO26  | GPIO26  |
| GPIO27  | GPIO27  |
| GPIO28  | GPIO28  |
| GPIO29  | GPIO29  |
| GPIO30  | GPIO30  |
| GPIO31  | GPIO31  |
| GPIO32  | GPIO32  |
| GPIO33  | GPIO33  |
| GPIO34  | GPIO34  |
| GPIO35  | GPIO35  |
| GPIO36  | GPIO36  |
| GPIO37  | GPIO37  |
| GPIO38  | GPIO38  |
| GPIO39  | GPIO39  |
| GPIO40  | GPIO40  |
| GPIO41  | GPIO41  |
| GPIO42  | GPIO42  |
| GPIO43  | GPIO43  |
| GPIO44  | GPIO44  |
| GPIO45  | GPIO45  |
| GPIO46  | GPIO46  |
| GPIO47  | GPIO47  |
| GPIO48  | GPIO48  |
| GPIO49  | GPIO49  |
| GPIO50  | GPIO50  |
| GPIO51  | GPIO51  |
| GPIO52  | GPIO52  |
| GPIO53  | GPIO53  |
| GPIO54  | GPIO54  |
| GPIO55  | GPIO55  |
| GPIO56  | GPIO56  |
| GPIO57  | GPIO57  |
| GPIO58  | GPIO58  |
| GPIO59  | GPIO59  |
| GPIO60  | GPIO60  |
| GPIO61  | GPIO61  |
| GPIO62  | GPIO62  |
| GPIO63  | GPIO63  |
| GPIO64  | GPIO64  |
| GPIO65  | GPIO65  |
| GPIO66  | GPIO66  |
| GPIO67  | GPIO67  |
| GPIO68  | GPIO68  |
| GPIO69  | GPIO69  |
| GPIO70  | GPIO70  |
| GPIO71  | GPIO71  |
| GPIO72  | GPIO72  |
| GPIO73  | GPIO73  |
| GPIO74  | GPIO74  |
| GPIO75  | GPIO75  |
| GPIO76  | GPIO76  |
| GPIO77  | GPIO77  |
| GPIO78  | GPIO78  |
| GPIO79  | GPIO79  |
| GPIO80  | GPIO80  |
| GPIO81  | GPIO81  |
| GPIO82  | GPIO82  |
| GPIO83  | GPIO83  |
| GPIO84  | GPIO84  |
| GPIO85  | GPIO85  |
| GPIO86  | GPIO86  |
| GPIO87  | GPIO87  |
| GPIO88  | GPIO88  |
| GPIO89  | GPIO89  |
| GPIO90  | GPIO90  |
| GPIO91  | GPIO91  |
| GPIO92  | GPIO92  |
| GPIO93  | GPIO93  |
| GPIO94  | GPIO94  |
| GPIO95  | GPIO95  |
| GPIO96  | GPIO96  |
| GPIO97  | GPIO97  |
| GPIO98  | GPIO98  |
| GPIO99  | GPIO99  |
| GPIO100 | GPIO100 |
| GPIO101 | GPIO101 |
| GPIO102 | GPIO102 |
| GPIO103 | GPIO103 |
| GPIO104 | GPIO104 |
| GPIO105 | GPIO105 |
| GPIO106 | GPIO106 |
| GPIO107 | GPIO107 |
| GPIO108 | GPIO108 |
| GPIO109 | GPIO109 |
| GPIO110 | GPIO110 |
| GPIO111 | GPIO111 |
| GPIO112 | GPIO112 |
| GPIO113 | GPIO113 |
| GPIO114 | GPIO114 |
| GPIO115 | GPIO115 |
| GPIO116 | GPIO116 |
| GPIO117 | GPIO117 |
| GPIO118 | GPIO118 |
| GPIO119 | GPIO119 |
| GPIO120 | GPIO120 |
| GPIO121 | GPIO121 |
| GPIO122 | GPIO122 |
| GPIO123 | GPIO123 |
| GPIO124 | GPIO124 |
| GPIO125 | GPIO125 |
| GPIO126 | GPIO126 |
| GPIO127 | GPIO127 |
| GPIO128 | GPIO128 |
| GPIO129 | GPIO129 |
| GPIO130 | GPIO130 |
| GPIO131 | GPIO131 |
| GPIO132 | GPIO132 |
| GPIO133 | GPIO133 |
| GPIO134 | GPIO134 |
| GPIO135 | GPIO135 |
| GPIO136 | GPIO136 |
| GPIO137 | GPIO137 |
| GPIO138 | GPIO138 |
| GPIO139 | GPIO139 |
| GPIO140 | GPIO140 |
| GPIO141 | GPIO141 |
| GPIO142 | GPIO142 |
| GPIO143 | GPIO143 |
| GPIO144 | GPIO144 |
| GPIO145 | GPIO145 |
| GPIO146 | GPIO146 |
| GPIO147 | GPIO147 |
| GPIO148 | GPIO148 |
| GPIO149 | GPIO149 |
| GPIO150 | GPIO150 |
| GPIO151 | GPIO151 |
| GPIO152 | GPIO152 |
| GPIO153 | GPIO153 |
| GPIO154 | GPIO154 |
| GPIO155 | GPIO155 |
| GPIO156 | GPIO156 |
| GPIO157 | GPIO157 |
| GPIO158 | GPIO158 |
| GPIO159 | GPIO159 |
| GPIO160 | GPIO160 |
| GPIO161 | GPIO161 |
| GPIO162 | GPIO162 |
| GPIO163 | GPIO163 |
| GPIO164 | GPIO164 |
| GPIO165 | GPIO165 |
| GPIO166 | GPIO166 |
| GPIO167 | GPIO167 |
| GPIO168 | GPIO168 |
| GPIO169 | GPIO169 |
| GPIO170 | GPIO170 |
| GPIO171 | GPIO171 |
| GPIO172 | GPIO172 |
| GPIO173 | GPIO173 |
| GPIO174 | GPIO174 |
| GPIO175 | GPIO175 |
| GPIO176 | GPIO176 |
| GPIO177 | GPIO177 |
| GPIO178 | GPIO178 |
| GPIO179 | GPIO179 |
| GPIO180 | GPIO180 |
| GPIO181 | GPIO181 |
| GPIO182 | GPIO182 |
| GPIO183 | GPIO183 |
| GPIO184 | GPIO184 |
| GPIO185 | GPIO185 |
| GPIO186 | GPIO186 |
| GPIO187 | GPIO187 |
| GPIO188 | GPIO188 |
| GPIO189 | GPIO189 |
| GPIO190 | GPIO190 |
| GPIO191 | GPIO191 |
| GPIO192 | GPIO192 |
| GPIO193 | GPIO193 |
| GPIO194 | GPIO194 |
| GPIO195 | GPIO195 |
| GPIO196 | GPIO196 |
| GPIO197 | GPIO197 |
| GPIO198 | GPIO198 |
| GPIO199 | GPIO199 |
| GPIO200 | GPIO200 |
| GPIO201 | GPIO201 |
| GPIO202 | GPIO202 |
| GPIO203 | GPIO203 |
| GPIO204 | GPIO204 |
| GPIO205 | GPIO205 |
| GPIO206 | GPIO206 |
| GPIO207 | GPIO207 |
| GPIO208 | GPIO208 |
| GPIO209 | GPIO209 |
| GPIO210 | GPIO210 |
| GPIO211 | GPIO211 |
| GPIO212 | GPIO212 |
| GPIO213 | GPIO213 |
| GPIO214 | GPIO214 |
| GPIO215 | GPIO215 |
| GPIO216 | GPIO216 |
| GPIO217 | GPIO217 |
| GPIO218 | GPIO218 |
| GPIO219 | GPIO219 |
| GPIO220 | GPIO220 |
| GPIO221 | GPIO221 |
| GPIO222 | GPIO222 |
| GPIO223 | GPIO223 |
| GPIO224 | GPIO224 |
| GPIO225 | GPIO225 |
| GPIO226 | GPIO226 |
| GPIO227 | GPIO227 |
| GPIO228 | GPIO228 |
| GPIO229 | GPIO229 |
| GPIO230 | GPIO230 |
| GPIO231 | GPIO231 |
| GPIO232 | GPIO232 |
| GPIO233 | GPIO233 |
| GPIO234 | GPIO234 |
| GPIO235 | GPIO235 |
| GPIO236 | GPIO236 |
| GPIO237 | GPIO237 |
| GPIO238 | GPIO238 |
| GPIO239 | GPIO239 |
| GPIO240 | GPIO240 |
| GPIO241 | GPIO241 |
| GPIO242 | GPIO242 |
| GPIO243 | GPIO243 |
| GPIO244 | GPIO244 |
| GPIO245 | GPIO245 |
| GPIO246 | GPIO246 |
| GPIO247 | GPIO247 |
| GPIO248 | GPIO248 |
| GPIO249 | GPIO249 |
| GPIO250 | GPIO250 |
| GPIO251 | GPIO251 |
| GPIO252 | GPIO252 |
| GPIO253 | GPIO253 |
| GPIO254 | GPIO254 |
| GPIO255 | GPIO255 |
















Channel 0 DATA0:15


Channel 0 DATA16:31



Close to VRAM1



Close to VRAM2


















**Channel 1 DATA0:15**














AMD EXO pro






20151106 need Add MOS to Control 1D35V\_EN# IN SB version



**NN30331A for VGA\_1D5V(For VRAM DDR3)**  
**Reference OSLO 1D5V\_VGA\_S0**





(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

LV115 SKL-U

-1

Date:

Monday, April 25, 2016

Sheet

87

of

102



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

LV115 SKL-U

-1

Date:

Monday, April 25, 2016


Sheet

88

of

102







|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

NFC (Reserved)

Size

Document Number

Rev

A3

LV115 SKL-U

-1

Date:

Monday, April 25, 2016

Sheet

90

of

102



|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**TPM**

Size  
A3

Document Number  
**LV115 SKL-U**

Rev  
**-1**

Date: Monday, April 25, 2016

Sheet 91 of 102



SSID = Finger Print

<Core Design>

|  |                        |                 |
|--|------------------------|-----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                        |                 |
| Title  |                        |                 |
| Finger Print   |                        |                 |
| Size   | Document Number        | Rev             |
| A4   | LV115 SKL-U            | -1              |
| Date:  | Monday, April 25, 2016 | Sheet 92 of 102 |



(Blanking)



(Blanking)



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
LV115 SKL-U

Rev  
-1

Date: Monday, April 25, 2016

Sheet 95 of 102



(Blanking)



(Blanking)



|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LAN SWITCH**

Size  
A3


Document Number  
**LV115 SKL-U**

Rev  
**-1**

Date: Monday, April 25, 2016

Sheet 98 of 102











|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**LV115 SKL-U**

Rev  
**-1**

Date: Monday, April 25, 2016

Sheet 101 of 102














### KBC SMBus Block Diagram





### ***Thermal Block Diagram***



## Audio Block Diagram

